

FIG. 1




FIG. 2

Simplification: 4 pages (instead of 64) for each block




FIG. 3

FIG. 3A

FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 4

211FFCh	NVAPR
211FFDh	NVWPR
211FFEh	NVPWD0
211FFFh	NVPWD1

FIG. 4A

Operation	Size	Min	Typ	Max
Page Update	256 byte	160 us	10 ms	30 ms
	512 byte	160 us	15 ms	50 ms
	1 Kbyte	160 us	30 ms	100 ms
Chip Erase	256 byte		35 ms	100 ms
	512 byte		45 ms	150 ms
	1 Kbyte		70 ms	300 ms

FIG. 4B

7	6	5	4	3	2	1	0
APRA	APRO	APBR	APEE	APEX	PWT2	PWT1	PWT0

7	6	5	4	3	2	1	0
TMDIS	PWOK	WPBR	WPEE	WPRS3	WPRS2	WPRS1	WPRS0

7	6	5	4	3	2	1	0
PWD7	PWD6	PWD5	PWD4	PWD3	PWD2	PWD1	PWD0




FIG. 5




FIG. 6




FIG. 7






FIG. 9




CYCLES per BYTE
100 K * 8

FIG. 10



CYCLES per BYTE
 $100K \cdot 8 / 1K \cdot 64 = 51200$

FIG. 11



CYCLES per BYTE
 $100K \cdot 8 / 1K = 800$

FIG. 12

FIG. 13




Fig. 14




FIG. 14